JEDEC JESD22-B108B PDF

$32.00

COPLANARITY TEST FOR SURFACE-MOUNT SEMICONDUCTOR DEVICES

Published by	Publication Date	Number of Pages
JEDEC	09/01/2010	14

Category: JEDEC

Description
Documents History

Description

JEDEC JESD22-B108B – COPLANARITY TEST FOR SURFACE-MOUNT SEMICONDUCTOR DEVICES

The purpose of this test is to measure the deviation of the terminals (leads or solder balls) from coplanarity at room temperature for surface-mount semiconductor devices. This test method is applicable for inspection and device characterization. If package warpage or coplanarity is to be characterized at reflow soldering temperatures, then JESD22-B112 should be used.